Comparison of Decimation Filter Architectures for a Sigma-Delta Analog to Digital Converter

نویسندگان

  • Bibin John
  • Fabian Wagner
  • Wolfgang H. Krautschneider
چکیده

Different decimation filter architectures are compared for integration with an existing second order sigma-delta modulator to form a sigmadelta ADC. The decimation filters are implemented using a third order cascaded integrator comb filter programmed to work for oversampling ratios of 64, 128 and 256. IIR-FIR, non-recursive and polyphase architectures of decimation filters are simulated and implemented using 130nm CMOS technology. Pros and cons of different architectures are compared using parameters like area, power consumption and potential for future technologies.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Time-Mode Signal Quantization for Use in Sigma-Delta Modulators

The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...

متن کامل

Design Simulation of Decimation Filter for Sigma Delta Converters

The purpose of this paper is to present several filter topologies used for decimation of sigma delta modulated digital signals in order to choose the optimised filter architecture with regards to an efficient implementation. The filter is suited for data conversion and measurement applications. A second order 1-bit sigma delta modulator will be considered as the front-end A/D converter. The sub...

متن کامل

An Auto ranging Data Converter Implementation in FPGA

A novel project is being presented here for implementation an auto ranging analog to digital converter for biomedical applications completely inside an FPGA i.e. an all-digital analog to digital (A/D) converter system. The only analog part is the auto ranging circuitry and an RC Integrator outside FPGA. The system outputs 24 bits and features a sigma delta ADC of 16 bits resolution, a range det...

متن کامل

Decimation for Bandpass Sigma-Delta Analog-to-Digital Conversion

An efficient means for constructing a narrow bandpass filter for an analogto-digital converter based on a bandpass sigma-delta modulator is presented. It is shown that the filter can be made with very simple hardware, comparable to that required by an analog-to-digital converter using standard lowpass sigma-delta modulation. Introduction Bandpass sigma-delta modulation [1] is a variant of the m...

متن کامل

A Reconfigurable Digital Decimation Filter Design for a Cascade 2-2 Sigma-Delta Analog-to-Digital Converter

This paper presents a reconfigurable digital design of filtering and decimation for a cascade 2-2 sigmadelta ( ) analog-to-digital converter (ADC). The ADC reconfigures its MASH (Multi-Stage-NoiseShaping) topology and building blocks in order to adapt the bandwidth requirements to diverse standard specifications. This reconfigurable design is composed by a logic cancellation of the total first ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010